Page MenuHomeSolus

Update verilator to 4.110

Authored by davidjharder on Feb 26 2021, 2:19 PM.



Summarized Changelog

  • Optimize bit operations and others
  • Support concat selection
  • Support struct scopes when dumping structs to VCD
  • Generate SELRANGE for potentially unreachable code
  • For --flatten, override inlining of public and no_inline modules
  • Fix little endian interface pin swizzling
  • Fix range inheritance on port without data type
  • Fix TIMESCALE warnings on primitives
  • Fix to exclude strings from toggle coverage
  • Fix $fread extra semicolon inside statements
  • Fix class extends with VM_PARALLEL_BUILDS
  • Fix shifts by > 32 bit values
  • Fix examples not flushing vcd
  • Fix little endian packed array pattern assignment

Full changelog here

Test Plan
  • Run the "Example C++ Execution" from the manual

Diff Detail

R4609 verilator
Automatic diff as part of commit; lint not applicable.
Automatic diff as part of commit; unit tests not applicable.

Event Timeline

davidjharder created this revision.Feb 26 2021, 2:19 PM
davidjharder requested review of this revision.Feb 26 2021, 2:19 PM
JoshStrobl accepted this revision.Feb 26 2021, 3:51 PM
JoshStrobl added a subscriber: JoshStrobl.

LGTM, thanks!

This revision is now accepted and ready to land.Feb 26 2021, 3:51 PM
This revision was automatically updated to reflect the committed changes.